

#### IMPACT OF VIA STUB AND OFFSET ON 28 GIGABIT PER SECOND NRZ FORMAT SERIAL DATA TRANSMISSION

Matt Isaacs, 2015-06-03

### INTRODUCTION




- Data transmission at 28 Gbps on printed circuit boards is a testament to the inherently powerful underlying physics of old and simple PCB technology.
- Beyond 5 Gbps, IC designs require circuitry to compensate for PCBrelated losses, except for very short paths (i.e., chip-to-chip/module).
- Beyond 10 Gbps, IC designs generally require circuitry to also compensate for dispersion and reflections, especially for long paths.
- Interference, noise, and EMI issues are improved by use of inner layers.
- Vias are essential interconnect for high-layer count PCBs between chips/connectors and inner-layer traces.
- The manufacturing variation of via fabrication has received moderate attention, due to its importance.
- More complex modulation schemes are being utilized to reduce the demands on PCB technology while increasing rates.

#### KEY REQUIREMENTS FOR (CAPABILITIES OF) PCB TECHNOLOGY FOR 25+ Gbps DATA TRANSMISSION



- Low-loss path through use of low Dk and low Df materials.
- Minimal reflection throughout the PCB is achieved by consistency in dimensions and chemical/physical composition:
  - Conformance to absolute impedance by absolute dimensional and electrical characteristics control targets and enables better source/load impedance match to components (IC drivers/receivers, connectors).
- Sufficient time-invariance to be able to utilize circuitry with either fixed gain and filtering or an achievable range of adaptive gain and filtering:
  - PCB loss variation over environment (humidity, temperature) is a challenge for high-speed serial data transmission.
  - The wider the range of adjustment, the more risk of instabilities or convergence problems.



#### STACKUP FOR RECENT DV BOARD THAT WAS USED FOR SIMULATIONS TO 40 GHz/28 Gbps



- 24 Layers
- **Megtron6 HVLP**
- High-speed signals on layers:
- 14, 16, 18, 20, and 22
- (chose lower layers to ease backdrill challenge; preferred to use upper layers, however)

Layer	Cu Thick. (mils)	Cu Foil wt (oz)								DK
1	1.70	.5 oz	4	-		<b>a</b> 4				
2	1.20	1 0Z					22			3.64
3	0.60	0.5 oz	<b>**</b>			<u></u>				3.64
				E					- (	3.22
4	1.20	1 OZ	*	$\approx$		**	-			3.64
5	0.60	0.5 oz			<u> </u>					3.22
6	1.20	1 0Z				~~~				3.64
7	0.60	0.5 oz	*	<b>.</b>	-		-			
8	1.20	1 0Z								3.22
9	0.60	0.5 oz								3.64
	1.20	1 0Z		E					- (	3.22
10			*	$\approx$	-	**	-			3.64
11	0.60	0.5 oz		Ĩ	<u> </u>					3.22
12	1.20	1 0Z								3.42
13	1.20	1 0Z	~		~~~	***	***	<u>-</u>		
14	0.60	0.5 oz								3.22
15	1.20	1 0Z		$\approx$		**				3.64
				1			11		- (	3.22
16	0.60	0.5 oz	*							3.64
17	1.20	1 0Z							:	3.22
18	0.60	0.5 oz								3.64
19	1.20	1 OZ	~	2		~~		<u> </u>		
20	0.60	0.5 oz		÷						3.22
21	1.20	1 0Z	8	$\approx$		<u>~</u>				3.64
22	0.60	0.5 oz		÷			1		- (	3.22
			**							3.64
23	1.20	1 OZ								3.64
24	1.70	.5 OZ			<u>U</u>		5			

Lam. Thick. (mils)	Description
(11113)	Foil .5 oz
3.56	Prepreg Megtron6 3313(54) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.00	Core Megtron6 3mils 1078 1 oz / 1 oz RTF
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
4.61	Prepreg Megtron6 1035(73)/1035(73) 185
3.90	Core Megtron6 3.9mils 3313 0.5 oz / 1 oz HVLP
3.56	Prepreg Megtron6 3313(54) 185 Foil .5 oz
115.62	Thickness over Laminate
119.02	Thickness over Copper
100.00	This lange and the Oslahama and


Thickness over Soldermask

120.02

#### OVERVIEW OF HFSS STRUCTURE USED FOR SIMULATION (MXP CONNECTOR AND PCB)



### PCB features are highly parameterized to vary them and examine effects by using "Optimetrics"




8 (mm)

RX (sink) port

## OVERVIEW OF HFSS STRUCTURE USED FOR SIMULATION – SIDE VIEW


#### **Optimized antipads (different for different layers) shown here.**



### **MXP CONNECTOR OVERVIEW**



MXP is a family of interconnect products that provides 8 or 16 coaxial connections in a single mating operation, which is rapid and reliable, with < 10dB RL > 40 GHz.




#### OVERVIEW OF HFSS STRUCTURE USED FOR SIMULATION – ANGLE VIEW

BROADCOM.

Optimized antipads are shown here.


Performance is best with slightly large antipad for layers 2, 13, and 15 as compared to layers 4, 6, 8, 10, and 12. It is speculated that the reasons for this are:

- The pad for the MXP pin is large, so less capacitance to GND is desirable with a larger L2 antipad.
- The via ring for L14 is larger than the via barrel, so less capacitance to GND is desirable with larger L13 and LI15 antipads.



#### OVERVIEW OF HFSS STRUCTURE USED FOR SIMULATION – BACKDRILL INFO





#### DESIGN CASES FOR OPTIMETRICS RUN NAMED "Pswp\_RapadsL2yMAINySL"

Units.

mm mm

mm mil mm

mm

mm




#### Setup Sweep Analysis


S	weep Definitions Table General Calculations Options							
	Sync #	Variable	Description					
		\$AntipadRadius	Linear Step from 16mil to 20mil, step=1mil					
		L2GndAntipadRadius	Linear Step from 16mil to 20mil, step=1mil					
		\$AntipadRadius_SL	Linear Step from 17mil to 19mil, step=1mil					

#### Setup Sweep Analysis

Sweep Definitions | Table | General | Calculations | Options |

Sim. Setup	Include	Starting Point:		
ietup0		Design Variable	Override	1
ietup1		\$NumGNDringVias		7
Setup2		\$NumGNDtraceVias		2
Setup3		\$SignalChanneWidth		1.
Setup40GHz		\$SignalViaRadius		0.
SetupDCto40GHz		\$SpaceViaPad2Edge		0.
SetupDiscrete		\$Xsize		27
SetupPortsOnly		\$Ysize		10
dSp005_30G	<b>v</b>	\$core_Df		0.
		\$core_Dk		3.
		\$neck_length		1.
		\$pad_radius		0.3
		\$prepreg_Df		0.







Used 12 Linux computers (8 processor cores each) to analyze all 75 designs; took ~12 hours to run.

#### RL (S11) RESULTS FOR FINAL OPTIMIZATION RUN – FIVE BEST DESIGNS






#### TDR (T11) RESULTS FOR FINAL OPTIMIZATION RUN – FIVE BEST DESIGNS



#### SIMULATED RL (S11) FOR VARYING BACKDRILL STUB LENGTH



## Note that design was already optimized assuming backdrill stub length = 7 mils (expected nominal).





#### OPTIMIZED CONNECTOR / VIA LAUNCH DIMENSIONS FOR 7 MIL POST-BACKDRILL STUB LENGTH



#### Two different proposals, varying in implementation difficulty:

- If all antipads are the same: 36 mil diameter.
- If they can be different:
  - L2 antipad diameter = 40 mils
  - L13 and L15 antipad diameter = 36 mils (note: trace on L14)
  - All other antipads (layers 4, 6, 8, 10, and 12): 32 mils






#### OFFSET BACKDRILL EXAMPLES WHERE A **PORTION OF THE VIA CYLINDER REMAINS**



S/N1916053 (good)


#### Seen on only certain PCBs in a fab lot/run.


Examples from a lot of "Tomahawk" PCBs, 200-127325-0010v0.





#### **CROSS-SECTION PHOTOS OF GOOD AND BAD BACKDRILL OFFSETS**












#### IMPEDANCE DISCONTINUITIES MORE PRONOUNCED ON A PCB WITH OFFSET BACKDRILLING (PARTIAL STUBS)


#### TDR Measurements of Cal Traces of ProductA DVT boards - S/Ns 1916051 and 1916053




#### JUST A SLIGHT X/Y OFFSET CAN LEAVE A PORTION OF THE VIA



#### HFSS model was designed so stub length and backdrill offset are varied and simulated.



#### LEAVING ANY PORTION OF VIA BARREL IS AS ABOUT AS BAD AS COMPLETELY FAILING TO BACKDRILL



Broadcom Proprietary and Confidential. © 2015 Broadcom Corporation. All rights reserved.

offset=0mil stub=0mil offset=0mil stub=5mil offset=0mil stub=10mil offset=0mil stub=15mil offset=0mil stub=25mil offset=0mil stub=51.6mil offset=5mil stub=0mil offset=5mil stub=5mil offset=5mil stub=10mil offset=5mil stub=15mil offset=5mil stub=25mil offset=5mil stub=51.6mil offset=15mil stub=0mil offset=15mil stub=5mil offset=15mil stub=10mil offset=15mil stub=15mil offset=15mil stub=25mil

offset=15mil stub=51.6mil


via entirely missed

BROADCOM

#### THERE IS NO SUCH THING AS A GOOD PARTIALLY BACKDRILLED VIA




#### Zo discontinuity is very similar, regardless of drill depth, when a backdrill offset causes part of the via to remain.



#### **VIEW USED FOR PREVIOUS SCREENSHOTS**



#### This is just to give a reference for the view orientation.



### **HFSS OPTIMETRICS SWEEP DESIGN VARIATIONS**



### 30 different design variants, total.

Setup Sweep Analysis								
	S	weep Def	initions	Table	General	Calculations	Options	
		Sync #	Va	riable				
		\$Backdri		rill_Xoffse	t Single V	'alue at Omil		
					Single V	'alue at 5mil		
					Single V	'alue at 7mil		
					Single Value at 10mil			
					Single V	'alue at 15mil		
		\$Backc		rillStub	Single Value at Omil			
					Single Value at 5mil			
					Single V	'alue at 10mil		
					Single Value at 15mil			
					Single V	'alue at 25mil		
					Single Value at 51.6mil			

-		
9	10mil	5mil
 10	15mil	5mil
11	25mil	5mil
12	51.6mil	5mil
 13	Omil	7mil
14	5mil	7mil
 15	10mil	7mil
16	15mil	7mil
17	25mil	7mil
18	51.6mil	7mil
19	Omil	10mil
20	5mil	10mil
21	10mil	10mil
 22	15mil	10mil
23	25mil	10mil
24	51.6mil	10mil
25	Omil	15mil
 26	5mil	15mil
27	10mil	15mil
28	15mil	15mil
29	25mil	15mil
30	51.6mil	15mil

Setup Sweep Analysis

1 Omil

2 5mil

3

4

5

6

7 Omil

8

10mil

15mil

25mil

5mil

51.6mil

Sweep Definitions Table

\$BackdrillStub

General Calculations Options

\$Backdrill\_Xoffset

Omil

Omil

Omil

Omil

Omil


Omil


5mil


5mil


#### 28.125 Gbps EYE DIAGRAM RESULTS FOR ONE (1) VIA IN THE PATH, VARIOUS STUB/OFFSET CASES











#### A TYPICAL BACKPLANE SYSTEM HAS AT LEAST SIX VIAS IN THE PATH



- Backdrilled vias are in the following locations:
- 1. Chip ball (dogbone aka "offset via" or Via-In-Pad) to PCB stripline layer
- 2. Linecard ("daughtercard", "blade", etc.) connector via
- 3. Backplane connector via
- 4. Backplane connector via near far-end linecard
- 5. Line or other card connector via
- 6. PCB to chip ball (dogbone or VIP)



Even with advanced receiver architectures (i.e., "DFE"), only the discontinuities closest to the receiver get attention (usually, at best, compensates for reflections related to the closest PCB via, the chip package, on-chip ESD structure).


Diagram courtesy of Vivek Telang, Broadcom

#### **EXAMPLE BACKPLANE EVALUATION SETUP**



#### Tier 1 backplane connector manufacturers often design and build their own demonstration vehicles.

Linecards, aka daughtercards




#### **CHANNEL LOSS COMPENSATION BY "CTLE"**



The attenuation vs. frequency in a typical PCB can be compensated for by filtering and amplifying appropriately with electronic circuits on-chip ("Continuous Time Linear Equalizer")


Insertion Loss of 40in Backplane



#### DFE ENABLES COMPENSATION OF EFFECTS LIKE DISPERSION, ISI, AND REFLECTION



## Reflections, especially multiple ones, cannot be fully compensated, nor at excessive distance (delay).



#### 4 OF 6 TYPICAL VIAS CANNOT BE COMPENSATED DUE TO DISTANCE (DELAY) BEYOND # OF DFE TAPS




#### Number of taps required for reflection compensation = delay/period. Becomes too complex (too much power and area cost) if # of taps is high.

Rx Signal Peaking in Filter Slicer Data out DFE Decision Feedback Equalizer

Peaking Filter + DFE Block Diagram

**Decision Feedback Equalizer** 



#### DFE makes a bit decision based upon "weighted" bit decisions for N previous bits.


Diagrams above courtesy of Vivek Telang, Broadcom

Vivek Telang

Equalization for High-Speed Serdes


29 of 67


#### Final model of 4 series vias for eye diagrams on next page




#### 28.125 Gbps EYE DIAGRAM RESULTS FOR FOUR (4) VIAS IN THE PATH, VARIOUS STUB/OFFSET CASES










#### COMPARISON OF DATA PATTERN FOR PARTIAL BARREL DUE TO OFFSET BACKDRILL VS. NOT



# The severity of combined reflections is so severe, it is doubtful that even advanced chip circuitry can correct it.




#### ALTERNATIVES TO SINGLE-LAM BACKDRILLED PCBS



#### Multiple lamination/sequential stackup:

- More costly than single-lam.
- More difficult for very large and high-layer count PCBs:
  - Modern high-density switch platforms use 25 to > 50 PCB layers.



#### Example multi-lam PCB: BCM99006J47/116792.

#### CONCLUSION



The traditional PCBA remains the preferred solution for most short-reach, high-density chip-to-chip and chip-to-module links.

- Traditional single-lam cycle backdrilled system PCBAs still suffice for 28 Gbps NRZ signaling and similar links (i.e., BRCM 56 Gbps PAM-4 signaling), when IC's SerDes I/O circuit designs feature appropriate loss, dispersion, and reflection compensation.
- These links can be established successfully for path lengths up to 1 meter, using appropriate (low-loss) materials and fabrication.
- These links can successfully include high-quality connectors and vias, such that board-to-board transmission is feasible.
- Via stub length variations that are common in current-day processes (i.e., up to ~15 mils) can be tolerated in these systems.
- Misaligned backdrilling, which results in partial stub, is nearly the same as not backdrilling at all, and results in reflections that are probably too severe for links to be reliable.