

High Speed PCB Structures

© 2018 Cadence Design Systems, Inc. All rights reserved.



Electromagnetic fields

• The signal or energy transferred is propagated as an electromagnetic wave.



3

cādence°

Trend Today

- Ever increasing data rates; more high speed signal routing
- Signal quality issues arise: Reflection, loss, cross-talk
- High speed is the speed at which you need to worry about it

 Sometimes as low as 1 G
- What is DDR4, 5 and serdes at today?
 - 1.2V to 1.4V 2G 5G 12G
- DDR4 now requires eye diagram analysis



Via Stubs effect on signals

When a signal is injected into a trace it travels until it reaches the junction of the via stub and the trace. The signal splits, some continues to the receiver while some continues to the bottom of the stub. At that point it reflects back up interfering with the original signal



cādence°

5

Effect of a via stub in time



Backdrill

7



Drilling the via stub away eliminates the reflection issues -More accurate high/low voltage -Less ringing and noise

Do you need to backdrill every via? No It's a trade off between cost and performance



Impedance



The purpose of a transmission line is to get the maximum amount of energy to the other end of the line (or to transmit information with minimal error), so the reflection is as small as possible. This is achieved by matching the impedances so that they are equal

Impedance

- Impedance discontinuities generate reflections.
- Reflections cause temporary ringing (voltage oscillations above and below the eventual steady-state level)



Where are the impedance problems?



Rules of thumb and line width rules may no longer cut it

cādence[°]

Impedance discontinuities examples

- Major issues caused by stackup or line width change
- Hard to find segments tweaked for routing
- Impedance change due to gap in return path





What's an Eye Diagram

- High speed differential interfaces like DDR4 or PCIE carry billions of bits.
- An Eye diagram is a method to ensure every single one of those bits will be properly received
- A simulation is run, capturing the waveforms for each 0-1 and 1-0 transition.
- The waveforms are then super-imposed on top of each other
- The results look like eyes, the opening is the area where the signal is samples at the receiver







Bit sequences 011, 001, 100, and 110 are superimposed over one another to obtain the final eye diagram.





13 © 2018 Cadence Design Systems, Inc. All rights reserved.

What's an Eve Diagram



DDR4 compliance How an Eye diagram is used

Relative Propagation Delay Match Groups







15 © 2018 Cadence Design Systems, Inc. All rights reserved.

DDR4 compliance How an Eye diagram is used

Relative Propagation Delay Match Groups







How does DC analysis contribute to eye diagrams

• Proper supply voltage contributes to the height of the eye



Pulse Amplitude Modulation 3 or 4 logic states instead of only 2

- PAM3 and PAM4 signaling and simulation
- PAM-aware example AMI modeling





© 2018 Cadence Design Systems, Inc. All rights reserved.

18



Loop Inductance "Worthless decoupling capacitors"

19 © 2018 Cadence Design Systems, Inc. All rights reserved.

Power Aware

- Power needs to be accounted for as well as the signal
- Coupling with other signals also needs to be accounted for

© 2018 Cadence Design Systems, Inc. All rights reserved.

20



How a decoupling capacitor maintains ideal power

- A De-Cap reacts to change in voltage by releasing it's charge
- Ideally that charge compensates for the change in voltage, caused by noise or IR drop, seen by the IC

How a decoupling capacitor becomes useless through loop inductance

 How often does the hardware designer place inductors in series with the decoupling capacitor

 So as a layout designer you have to be careful not to make an inductor out of metal

Figure 2. Low inductance connection with capacitor mounted on top of board.

Loop Inductance

Smaller capacitors, effective at higher frequency, need to be placed closer to the device to be effective.

De-Caps are often placed inside the IC package design

5 © 2018 Cadence Design Systems, Inc. All rights reserved.

Return Path Vias

John Carney Cadence AE

cādence[®]

Understanding Return Path

- Currents must always return to their source.
- Return current will return to their source along the path of the least • impedance. Outgoing signal current

Signal layer Plane layer Return signal current

The return currents must complete the loop

Void Crossing Incorrect Reference Plane 27

© 2018 Cadence Design Systems, Inc. All rights reserved.

Electromagnetic fields

• The signal or energy transferred is propagated as an electromagnetic wave.

cādence°

Electromagnetic fields

- Electric fields on PC boards exist between any two conductors, such as a Microstrip over a return plane.
- Current flows in loops and must have an uninterrupted path back to the source.
- If the return path is broken, the electromagnetic field
 - Will "latch on" to the next closest metal and will not likely be the return path you want.
 - Will "leak" throughout the dielectric and cause common mode currents to flow all over the board, as well as cause cross-coupling of clocks or other high speed signals.

Providing Return Path

- For system clocks and high speed I/O interfaces such as DDR, PCI Express[®], USB, SATA, etc. if via transition is necessary, it is required to place return path via(s) as close as possible to the location of transition
- Without proper placement of return path vias, the return current must find its own way. Results in the current spreading over a large area, which greatly increases the possibility of cross contamination with other signal currents creating a loss of SI

Return path vias

- Return path vias limit the amount of area the energy can disperse into.
- At multi Ghz these return path vias are typically tuned and driven by simulation.
- Insertion loss (the amount of energy lost in the channel) is also better with return Path vias due to lower impedance

31 © 2018 Cadence Design Systems, Inc. All rights reserved.

Most Common Guidelines for High-Speed Via Transitions

- Use closely coupled impedance matched differential vias
- Use return vias in close proximity to signal vias
- Use large clearance hole (anti-pad) in the via stack

Diff Pair Via Voiding

- The shape of the void is important
- An oblong instead of a void created by the via/shape clearance is highly preferable at high speeds

Differential Vias with bad void

Increased EM coupling to the plane due to the conductor closer to the signal vias

34 © 2018 Cadence Design Systems, Inc. All rights reserved.

High Speed Via Structures

- SI engineers are getting more creative, which results in more complex requirements on:
 - Return path vias: type (thru, BB Stacked/Staggered), quantity, pattern, and proximity locations
 - Differential pair pad entry/exit (trace width, entry/exit pattern)
 - Void (layers, pad clearance, shape)

Use Route Keep-out for custom voids

Simulation Driven, Optimized, Via Structures

37 © 2018 Cadence Design Systems, Inc. All rights reserved.

What is "Fiber Weave Effect"?

- When timing or phase skew caused by fiberglass reinforced dielectric substrate between two transmission lines of the same length happens
- Traces routed directly over the fiberglass weave will see a different Dielectric Constant than the traces that are routed over the voids in the weave where only epoxy resin is present.
- At high data rates, this dielectric constant mismatch can cause signal integrity issues when running these high speed signals parallel to the void areas of PCB fiberglass weave.

- Trace running directly over glass fiber

Trace running directly over epoxy

This results in a degraded differential signal as glass and epoxy have different permittivity's on PCBs.

Typical Layout Routing Guideline

When routing for a considerable length, it is oftentimes recommended to do zigzag routing to mitigate the negative effects of fiber weave on high-speed differential signals by forcing the traces to be out of alignment with the fiber weave.

 Angle of zigzag can be 1-10 degrees to skew traces relative to weave. Typical value used is 10 degrees to sufficiently skew trace.

Typical for **>5 GT/s**, the fiber weave effect becomes significant when the trace alignment to weave is 4"or longer.

39 © 2018 Cadence Design Systems, Inc. All rights reserved.

Fiber Weave Effects (sample case 1)

Top trace and bottom trace have different Amplitude(S), Capacitance(c), and Zc due to inhomogeneous materials created by fiber weave.

Fiber weave compensation example

3D Modeling of Fiber Weave Effect

Test Cases: Channel Simulation Results (3)

42 © 2018 Cadence Design Systems, Inc. All rights reserved.

43 © 2018 Cadence Design Systems, Inc. All rights reserved.

What is "Tabbed Routing"?

 New routing method in which trapezoidal shapes called tabs are added to parallel traces

Layout Tips and Techniques

• Tab applications and parameters are typically provided by the IC vendor.

Tabbed Routing Simulations

Figure 9: Eye diagram comparison. Red: normal microstrip wiring. Blue: tabbed line wiring.

Figure 3: Measurement results showing net FEXT amplitude reduction due to Type (II) tabbed line compensation

Tabbed Routing Example

Inductance (L) Compensation Structures

- Recent advances in high-speed design have required complex structures for proper performance
- Adding inductive structures helps
 counter component capacitance

🙀 L Comp Structure Generator		- 🗆	\times
Padstack: Pad diameter: OML Trace layer:	Void Adjacent Planes: Layer ALL TOP	Create Keepout	_ ^
Trace width (WL): 3.5 MIL Trace to pad gap (LPad_gap): 4 MIL Trace to keepout gap (LVss_gap): 4 MIL Loop angle 270	L2GND L3 L4GND L5 L6VCC L7VCC		
Usep angle WL Loop angle Trace to next mm rub Pad WL Uks_gap Generate			
Place L Comp Structure after generation (Via Structure->Add)	Reset	Close	Help

49 © 2018 Cadence Design Systems, Inc. All rights reserved.

50 © 2018 Cadence Design Systems, Inc. All rights reserved.

Return path analysis

How to Reduce PDN Emissions

Reduce impedance throughout the entire PDN

- reducing device impedance tends to reduce emissions, but is not guaranteed to do so
 - especially for high device decap count
- reducing PDN impedance assures reduced emissions
- new capacitors are usually required

PDN Impedance Sample Locations

All 31 PDN impedances have a 580MHz peak.

53 © 2018 Cadence Design Systems, Inc. All rights reserved.

cavity.

EMI Optimization Setup

Objective

Determine number of capacitors, types, and locations to improve EMI radiation.

$(\Delta$	Limit Number of Capacitors to 5		Optimization Range	
5	Optimization Range	Min	Max	
	Best Performance vs. Number of Capacitors	1	5	

54 © 2018 Cadence Design Systems, Inc. All rights reserved.

EMI Optimization Result Impedance at all PDN locations

Scheme 2: OptimizePI predicts adding 100nF at these two locations will significantly improve power plane impedance at high frequency.

We know that reduced PDN impedance implies reduced emissions.

NOTE: Neither of the capacitors from the optimal 2-emicap scheme is in the same location as the 1-emicap scheme. This contrasts with iterative manual schemes to eliminate resonances.

L Comp Structure Generator		- 🗆 X	
Padstack: Pad diameter: IMIL	Void Adjacent Planes: Layer	Create Keepout	
Trace layer: Trace width (WL): Trace to pad gap (Pad gap):	ALL TOP L2GND L3		
Trace to keepout gap (LVss_gap): 4 MIL Loop angle 270	L4GND L5 L6VCC L7VCC		
Loop angle Uss_gap Pad			
Place L Comp Structure after generation (Via Structure->Add)	Reset	Close Help	

© 2018 Cadence Design System

Quickly identify nets that are out of spec Sliders on scale allow for filtering of view

36 © 2017 Cadence Design Systems, Inc. Cadence confidential. Internal use only.

2 Coupling Analysis and Vision

View victim and aggressor nets on canvas

Quickly identify nets that are coupled Sliders on scale allow for filtering of view

required Ground Plane

Identify critical nets without a reference plane quickly Above or below or both

° a a a b c a

Mutual Inductance

Understanding Inductance in the Real-World | Interference Technology

Figure 6. Mutual inductance between decoupling capacitor and IC.

Return Path Vias

Differential and Single Ended Parametric using design guidelines Most popular common patterns Not simulation driven Show video of them being added and moved

H Field @1GHz

J Field @1GHz

E Field @

62

Differential Insertion Loss

What to use for via current?

- The cross-sectional area of a via should have at least the same crosssectional area as the conductor or be larger than the conductor coming into it.
- For plating thickness of 1 mil, the cross-sectional area of a via of size:

•
$$10mil = \frac{\pi * 10^2}{4} - \frac{\pi * 8^2}{4} = 28.27mil^2$$

• $12mil = \frac{\pi * 12^2}{4} - \frac{\pi * 10^2}{4} = 34.56mil^2$
• $16mil = \frac{\pi * 16^2}{4} - \frac{\pi * 14^2}{4} = 47.12mil^2$
• $20mil = \frac{\pi * 20^2}{4} - \frac{\pi * 18^2}{4} = 59.69mil^2$
• $30mil = \frac{\pi * 30^2}{4} - \frac{\pi * 28^2}{4} = 91.11mil^2$

Plating

Via current guideline (Chart)

^{© 2018 Cadence Des} epoxy resin based PCB that is 70mil thick, without copper plane layers.

cādence°

Via current guideline (Table)

Via size (mil)	Current for <u>10<i>°C</i></u> temp rise (A)	Current for <u>30°C</u> temp rise (A)	Current for <u>45<i>°C</i></u> temp rise (A)
8	1.2	2	2.3
10	1.4	2.3	2.8
12	1.6	2.6	3.2
16	1.8	3.1	3.8
20	2.1	3.6	4.3
30	2.7	4.6	5.7
40	3	5.5	6.8

-67 <u>Note</u>: The previous chart represents copper conductors in a polyimide or FR4 epoxy resin based PCB that is 70mil thick, without copper plane layers. If copper planes are present, then temperature rise will be lower.